We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 13314

4.2i Speedfiles/Timing Analyzer/TRCE - How do I determine the level of multplier stepping used by timing analysis? (CONFIG STEPPING)


General Description:

How do I determine the level of Virtex-II multiplier stepping used by timing analysis (TRCE and Timing Analyzer)?


Beginning in 4.2i Service Pack 2, the STEPPING level will be included in the TRCE console output:

TRCE Console Output
TRCE Console Output

The STEPPING level can also be viewed in the detailed section of the timing report:

4.2.02i Timing Report
4.2.02i Timing Report

Notice that the STEPPING level in this case is indicated by "MULT_S1", with a corresponding lesser delay parameter for the multiplier.

For more multiplier stepping information, please see (Xilinx Answer 14339).

AR# 13314
日期 01/18/2010
状态 Archive
Type 综合文章