.v Line xx. Illegal left hand side of procedural continuous assignment."">

UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 14081

XST - "ERROR:HDLCompilers:42 - .v Line xx. Illegal left hand side of procedural continuous assignment."

描述

General Description:

When a Verilog source file is compiled, XST issues the following error:

"ERROR:HDLCompilers:42 - <file>.v Line xx. Illegal LHS of procedural continuous assignment."

解决方案

This error occurs when a signal has been declared as a register data type instead of a net data type.

When you perform a continuous assignment in a concurrent statement, use a net data type (typically "wire") to allow data to be instantly updated.

AR# 14081
日期 12/15/2012
状态 Active
Type 综合文章
的页面