We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 14083

4.1i XST - "ERROR:Xst:1022 - <file>.v Line xx. Illegal output port specification for port: '<my_port>'"


Keywords: XST, Verilog, 1022, output, port, submodule

Urgency: Standard

General Description:
When compiling a Verilog source file, XST issues the following error:

"ERROR:Xst:1022 - <file>.v Line xx. Illegal output port specification for port: '<my_port>'."


This error most commonly occurs when the output of a submodule is connected to a signal on the upper level that is defined as a register data type. Because the value is not being assigned in a procedural assignment, it should be declared as a net data type (wire).

Here is a simple example:

module top (a, b);
input a;
output b;
wire b; // this must be wire, not reg

lower U1 (.in(a), .out(b));


// lower is declared elsewhere
AR# 14083
日期 08/06/2003
状态 Archive
Type 综合文章