AR# 14304

|

4.1i XST - "ERROR:Xst:943 - file.v Line xx. The name 'signal' has already been declared"

描述

Keywords: data, type, declare, declaration, Verilog, reg, net, wire

Urgency: Standard

General Description:
If a Verilog net or reg has been declared, re-declaring it will cause the following XST error:

"ERROR:Xst:943 - file.v Line xx. The name 'signal' has already been declared."

解决方案

To avoid this error, go to the line number and evaluate the declaration of the signal in question. If the declaration is correct, find the previous declaration and remove it. If the declaration is incorrect, remove it.
AR# 14304
日期 08/06/2003
状态 Archive
Type 综合文章
People Also Viewed