We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 14687

4.2i Timing Analyzer/TRCE - Specifying a TIG with a FROM:TO constraint using instance names does not work


General Description:

I wish to ignore a large number of paths in my design. In the design, all the paths end up at the same destination register; however, if I specify a TIG FROM the timing group "FFS" (all flip-flops) TO the destination flip-flop (after creating a timing group for it), the paths are still analyzed. My "source" and "destination" FFs are all clocked using the same clock, but these paths are not picked up by my FROM:TO TIG.


If a NET TIG is specified on the output net of the "source" flip-flops, in these paths will not be analyzed. (This will take some time, as you must find each individual net name.)

AR# 14687
日期 01/18/2010
状态 Archive
Type 综合文章