We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 14822

4.2i ECS - "ERROR:"HDLParsers:162 - xxx.vhf Line xxx. Read symbol '(', expecting ',' or ':'."


Keywords: ISE, ECS, XST, ERROR, HDLParsers, 162, vhf, schematic

Urgency: Standard

General Description:
When I synthesize a schematic in ISE with the XSTVHDL design flow, the following error is reported:

"ERROR:HDLParsers:162 - xxx.vhf Line xxx. Read symbol '(', expecting ',' or ':'."


When naming I/O markers (especially when doing so from a bus), you cannot use the following characters: (), {}, or []. If these brackets are used, illegal VHDL code will be created within the .vhf file in the port declaration.

To work around this restriction, add a buffer between the bus tap net and the I/O marker; give the I/O marker a name that does not contain (), {}, or [].
AR# 14822
日期 08/11/2003
状态 Archive
Type 综合文章