UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 14823

6.1i ISE- "ERROR: Xst - xxx.vf Line xxx. parse error, expecting `error' or `','' or `')'' is reported when I synthesize an ECS schematic in XST-Verilog

描述

Keywords: bus, delimiter, synthesize, synthesis, I/O, markers, illegal, VHDL, bus

Urgency: Standard

General Description:
When I synthesize an ECS schematic in XST-Verilog, the following errors are reported:

"ERROR:Xst - xxx.vf Line xxx. parse error, expecting `error' or `','' or `')''
"ERROR:Xst - xxx.vf Line xxx. parse error, expecting `';''

解决方案

When naming I/O markers, especially when doing so from a bus, you cannot use the following characters: (), {}, or []. If these brackets are used, illegal VHDL code will be created within the ".vhf" file in the port declaration.

To work around this restriction, add a buffer between the bus tap net and the I/O marker; give the I/O marker a name that does not contain (), {}, or [].

7.1i will allow bus names for I/O markers.
AR# 14823
日期 01/08/2006
状态 Archive
Type 综合文章
的页面