UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 15060

Virtex-II Pro RocketIO - If I have a single REFCLK driving two or more MGTs on opposite sides of the chip, will REFCLK be routed through a BUFG to minimize skew?

描述

If I have a single REFCLK driving two or more MGTs on opposite sides of the chip, will REFCLK be routed through a BUFG to minimize skew?

解决方案

The ideal solution in this case is to bring REFCLK in through two separate input pins. If this is not possible, a BUFG can be used to distribute a single REFCLK input throughout the chip. However, be aware that routing REFCLK through a BUFG can lead to excessive jitter.

AR# 15060
日期 12/15/2012
状态 Active
Type 综合文章
的页面