AR# 15149

|

XST - Can I pass an INIT constraint to a flip-flop through an HDL signal initialization construct?

描述

Are VHDL/Verilog initialization constructs such as the following recognized by XST? 

signal a : std_logic := '1'; 


reg a = 1'b1;

解决方案

Yes. For more information, refer to the XST User Guide at: 

http://www.xilinx.com/support/documentation/sw_manuals/xilinx12_4/ise_n_xst_user_guide.htm

AR# 15149
日期 10/05/2016
状态 Active
Type 综合文章
People Also Viewed