UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 15199

Virtex-II Pro-X RocketIO - Why does PMARXLOCK not assert in simulation?

描述

General Description: 

PMARXLOCK does not assert.

解决方案

This issue might be caused by the following: 

 

REFCLK not toggling at simulation startup 

Make sure REFCLK is toggling in the simulation. This is important to check because initially RX PLL locks to REFCLK for nominal frequency lock and then locks to data to recover the clock frequency and phase from the data.  

 

A runt pulse or no transitions 

When looking for lock, the model uses the smallest bit received to calculate the mathematical lock. Consequently, if the incoming data stream contains a runt pulse or never has a single bit transition it will never lock.

AR# 15199
日期 05/14/2014
状态 Archive
Type 综合文章
的页面