UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 15224

8.1i Virtex-II PAR - RLOC_RANGE not working for heterogeneous RPM GRID macro

描述

My design includes a macro containing BLKRAM. In this design, the MULT and slice comps do not work with an RLOC_RANGE constraint. When I use the RLOC_ORIGIN constraint, everything is fine, but with the RLOC_RANGE, the design fails to place. The range constraint passed to the PCF looks good, but PAR rejects it. 

 

UCF 

INST my_a RLOC_RANGE = X24Y0:X54Y123; 

 

PCF 

COMPGRP "$macro_my_a/hset" = MACRO "my_a/hset"; 

COMPGRP "$macro_my_a/hset" LOCATE = SITE "SLICE_X18Y2":"SLICE_X39Y63" LEVEL 4; 

 

Placer fails and reports the following errors: 

 

"ERROR:Ncd - Resolved that macro my_a/hset is unable to be placed due to other 

locked logic or prohibited sites." 

 

"ERROR:Par:52 - The physical constraint resolution process is unable to resolve 

all placement constraints. Please view the PAR results file ("output.par" 

file) for the specifics of the error in the constraints resolution section."

解决方案

This problem is scheduled to be fixed in version 9.1i. Meanwhile, use the RLOC_ORIGIN to constrain the placement of heterogeneous RPM GRID macros.

AR# 15224
日期 05/14/2014
状态 Archive
Type 综合文章
的页面