UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 15282

8.1i MAP - Why does a signal get implemented as LVTTL when I set the IOSTANDARD constraint for LVDCI_33?

描述

Keywords: LVDCI, LVTTL, constraint, implement

When I set the IOSTANDARD to LVDCI_33, the I/O shows up in the pad report and in FPGA Editor as LVTTL.

解决方案

If an IOSTANDARD is not set correctly, MAP will print the following warning message and then choose a default value.

"One or more IO components has an illegal property value..."


Check the MAP Report (.mrp) for warnings and verify that the constraint is set correctly. The syntax should be as follows:

NET "net_name" IOSTANDARD = OBUF_LVDCI_33 ;
AR# 15282
日期 05/05/2009
状态 Archive
Type 综合文章
的页面