We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 15375

5.1i PACE - PACE does not recognize or correctly implement AREA_GROUP constraints for an entire design


Keywords: PACE, Area Group, AREA_GROUP, implement, recognize, top, whole, entire

Urgency: Standard

General Description:
PACE creates invalid AREA_GROUP constraints that do not assign a range for the area group. When an area group is created on the entire design for any flattened netlist, PACE will not display AREA_GROUP constraints upon reloading the design.


This problem will be fixed in the next major software release (6.1i).
AR# 15375
日期 03/06/2005
状态 Archive
Type 综合文章