We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 15509

5.1i ISE - ChipView is not available for viewing a fitted CPLD design on Solaris system: "The system cannot find the path specified"


Keywords: Solaris, ChipViewer, sol, sol64, CPLD, XC9500, 9500, CoolRunner, view, fitted, design, ISE

Urgency: Standard

General Description:
After I run the "View Fitted Design (ChipViewer)" process for a CPLD design on Solaris, the following message appears in the console window"

"Launching Application for process "View Fitted Design (ChipViewer)".
The system cannot find the path specified."


This occurs because of a problem in the RTTICRules file. The "Chipviewer" rule for sol and sol64 is set to $XILINX/bin/sol/chipview; however, the file name should be "ChipView" (a character case mismatch).

The RTTICRules file can be found in the $XILINX/data/projnav directory. Edit the lines:

"{Chipviewer} {$XILINX/bin/sol64/chipview}"
"{Chipviewer} {$XILINX/bin/sol/chipview}"
to read:

"{Chipviewer} {$XILINX/bin/sol64/ChipView}"
"{Chipviewer} {$XILINX/bin/sol/ChipView}"

This problem is fixed in the latest 5.1i Service Pack, available at:
The first service pack containing the fix is 5.1i Service Pack 1.
AR# 15509
日期 02/07/2006
状态 Archive
Type 综合文章