UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 1556

Foundation XVHDL: how to use the OSC4 oscillator

Description


The Xilinx XC4000 series devices feature an on-chip

oscillator, which can be used to generate clock signals.

Consult the XACTstep Libraries Guide for more information on

the OSC4 component.

解决方案


Example of Instantiating the OSC4 Symbol

----------------------------------------

library IEEE;

use IEEE.std_logic_1164.all;



entity OSC4TEST is

port (

DATA: in std_logic;

OUTDATA: inout std_logic

);

end OSC4TEST;



architecture OSC4_ARCH of OSC4TEST is

component OSC4 -- This example only uses the 500kHz output

port(F500K: out std_logic);

end component;



signal CLK: std_logic;



begin



U1: OSC4 port map (F500K => CLK);



process (CLK)

begin

if (CLK'event and CLK = '1') then

OUTDATA <= DATA;

end if;

end process;



end OSC4_ARCH;
AR# 1556
创建日期 08/31/2007
Last Updated 08/02/2010
状态 Archive
Type 综合文章