We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 15599

7.1x Synplify - Synplify does not recognize BREFCLK/BREFCLK2 ports


Keywords: Synplify, 7.1, GT, BREFCLK, Virtex, II, Pro

Urgency: Standard

General Description:
Synplify does not currently recognize BREFCLK and BREFCLK2 ports on the GT_components in a Virtex-II Pro part.


To work around this problem:

1. Copy "virtex2p.vhd/v" into your project directory from C:\synplicity\Synplify\lib\xilinx directory.
2. Edit the virtex2p.vhd/v file to add either the BREFCLK or BREFCLK2 port (depending upon which port you are using) to the appropriate components/modules.
3. Add the modified virtex2p.vhd/v file to your Synplify project.
4. Be sure to remove any library/`include statements to the original, unmodified virtex2p.vhd/v.
AR# 15599
日期 04/24/2007
状态 Archive
Type 综合文章