We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 15763

6.1 System Generator for DSP - Why does the parallel multiplier take less logic than the serial multiplier?


General Description: 

The data sheet for the COREGen Multiplier states that to create a smaller core, use the serial multiplier instead of the parallel multiplier. When I implement a multiplier through SysGen, the parallel multiplier is smaller than the serial multiplier and no matter what options I set for the serial multiplier it is always larger. Why is this?


This is a known issue, and the reason this occurs is because IOs are always being registered and maximum pipelining is always set. 


This has been fixed in System Generator v6.2

AR# 15763
日期 05/14/2014
状态 Archive
Type 综合文章