You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
UniSim, SimPrim, Simulation - BUFE and BUFT behave differently for front-end and back-end Virtex simulation
Keywords: Verilog, VHDL, SimPrim, UniSim
Why is there a discrepancy between UniSim and SimPrim simulation of BUFE and BUFT?
When UniSim simulation models of BUFE or BUFT are used with the 3-state enable "active", the output is a "Z."
However, when SimPrim is used for back-end simulation, the system tools add a pull-up. Therefore, with the 3-state enable "active", the output is a "1." This is the correct behavior.