UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 1585

UniSim, SimPrim, Simulation - BUFE and BUFT behave differently for front-end and back-end Virtex simulation

Description

Keywords: Verilog, VHDL, SimPrim, UniSim

Urgency: Standard

General Description:
Why is there a discrepancy between UniSim and SimPrim simulation of BUFE and BUFT?

解决方案

When UniSim simulation models of BUFE or BUFT are used with the 3-state enable "active", the output is a "Z."

However, when SimPrim is used for back-end simulation, the system tools add a pull-up. Therefore, with the 3-state enable "active", the output is a "1." This is the correct behavior.
AR# 1585
创建日期 08/21/2007
Last Updated 10/16/2008
状态 Archive
Type 综合文章