We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16022

5.1i ISE - Project Navigator auto-generated VCD file does not set the frequency of signals in XPower


Keywords: XPower, VCD, timing, simulation, Project Navigator, ModelSim

Urgency: Standard

General Description:
When I use the auto-generated VCD file, there are many signals that are not set in XPower.


This occurs because the incorrect syntax is used when creating the VCD file. As a result, only the testbench signals are added to the VCD signals list and not all of the signals from the timing simulation netlist.

To work around this issue, use the manual generation of the VCD file, as shown here:

vcd file my_vcd_file.vcd
vcd add testbench/uut/*

1. Add these lines before the simulation has started and then run the simulation.
2. Once the simulation is finished, close ModelSim. The full VCD file should be created.
3. Right click on "Analyze Power (XPower)" in the process window in Project navigator, and uncheck "load automatically generated VCD file."
4. You can then select "Load other VCD file." Use this option with the file that has just been generated.

This issue has been resolved in the ISE 5.2i software release.
AR# 16022
日期 02/07/2006
状态 Archive
Type 综合文章