We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16065

5.1i ISE - The Help content for HDL Bencher Invocation is out of date


Keywords: ISE, HDL Bencher, invoke, open, invocation, launch documentation, help, content

Urgency: Standard

General Description:
The following procedure for launching HDL Bencher from Project Navigator that is presented under "ISE Help Content -> Tool -> HDL Bencher -> Introduction -> Invoking HDL Bencher" is not correct:

"Invoking HDL Bencher

When a design source (VHDL, Verilog, or schematic) file is selected within ISE, HDL Bencher is one of the processes available from the source. To invoke HDL Bencher (from ISE), select a VHDL or Verilog source file in the 'Sources in Project' window then choose 'Launch HDL Bencher Tool' in the Process Workspace Source window. This method opens HDL Bencher and automatically imports the selected source file."


To create a testbench waveform, select the design source (HDL, schematic) in the source window, then click on Project -> New Source -> Testbench Waveform.

This opens HDL Bencher; you may then create a testbench by specifying the stimulus as waveforms.

For more information, please also see (Xilinx Answer 12527).
AR# 16065
日期 02/07/2006
状态 Archive
Type 综合文章