We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16082

5.1isp2 PACE - Errors are reported in the floorplan when I save a design, but no details are given


Keywords: PACE, error, floorplan, detail, explanation, reason

Urgency: Standard

General Description:
My PACE design successfully passes the "Check Pin Assignment" utility; however, when I save it, a message reports "Errors found in floorplan", but no other details are given.


This problem occurs because PACE is checking the area group constraints and finds the area group range to be insufficient. However, PACE should still write out a correct constraints file, and the design should pass the NGDBuild (translate) process.

This problem will be fixed in the next major software release.
AR# 16082
日期 03/06/2005
状态 Archive
Type 综合文章