We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16332

LogiCORE SPI-4.2 (POS-PHY L4) - List of all known issues for PL4 v3.x


General Description:

This Answer Record contains a list of all known issues for the SPI-4.2 PL4, also known as POS-PHY Level 4 (PL4) v3.x.


1. When timing simulation is run using the Verilog Demo testbench with the PL4 core, some simulators (such as Verilog-XL) will display incorrect outputs. No errors are reported by the simulator, but the displayed outputs are incorrect.

Please see (Xilinx Answer 11560).

2. When timing simulation is run using the VHDL Demo testbench with the PL4 core, the simulation does not work.

Please see (Xilinx Answer 12422).

3. The PL4 clock requires twelve clock buffers: six clocks and six additional clock inputs (SrcFFWClk, SnkFFRClk, RCalClk, TCalClk, TStatClk, and RStatClk.) What methods are recommended for reducing clock buffer usage?

Please see (Xilinx Answer 12514).

4. POS PHY L4 - The Sink side of a PL4 core does not operate at the given data sheet speed, or else requires that the PHASE_SHIFT setting be significantly different from the 64 default to operate at speed.

Please see (Xilinx Answer 12907).

AR# 16332
日期 05/03/2010
状态 Archive
Type 综合文章