We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16345

5.1i HDL Bencher - Why do I see the error: "ERROR: variable_list_head not cleared after reorder list"?


Keywords: Bencher, HDLBencher, multiple, clock, selection, back, association, variable_list_head, reorder

Urgency: Standard

General Description:
When running a simulation on a ".tbw" source, the following error message occurs:

"ERROR: variable_list_head not cleared after reorder list"


This can be because the end of the test bench is set really far out in the design, even if the user didn't intend for it to run that long.

To get around this, open the Waveform in HDL Bencher, and then select a reasonable stop time. You can do this by right-clicking and selecting "Set End of Testbench".

Once you do this, then save the file, and close HDL Bencher.

You should not see the Variable_list_head and variable_list_tail errors.
AR# 16345
日期 02/07/2006
状态 Archive
Type 综合文章