UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16542

3.1/3.2 EDK- When using XFLOW in XPS, MicroBlaze/PowerPC System generated by PlatGen instantiates IBUFG, but there is no BUFG inferred for system clock

描述

Keywords: EDK, EST, PlatGen, XFLOW, local, clock, resources, BUFG, IBUFG, BUFGP, MicroBlaze, PowerPC

Urgency: Hot

General Description:
The MicroBlaze/PowerPC systems generated by PlatGen instantiate an IBUFG, and this results in the processor system clock using local resources to route the clock.

解决方案

This problem is fixed in the latest 3.2 EDK Service Pack, available at:
http://support.xilinx.com/ise/embedded/edk.htm
The first service pack containing the fix is 3.2 EDK Service Pack 1.

PlatGen now instantiates a "BUFGP" as the combination of IBUFG and BUFG.
AR# 16542
日期 04/28/2006
状态 Archive
Type 综合文章
的页面