We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16663

5.2i PACE - Why does PACE list my I/O ports (signals) twice? Should I select "yes" to treat unconnected signals as I/Os?


Keywords: PACE, two set, IO, port, unconnected, signals, I/O

Urgency: Standard

General Description:
When I load a Synplify netlist into PACE, PACE asks if I want to treat unconnected signals as I/Os? If I select "yes", PACE displays two sets of bus member I/Os with "( )" and with "[ ]".

If the parentheses set "( )" is used to create constraints, an incorrect UCF is created and results in an NGDBuild error.


To work around this issue, place the constraints on the bus members with "[ ]" or select "no" when asked if you want PACE to treat unconnected signals as I/Os.

This problem will be fixed in the next major software release (Summer 2003.)
AR# 16663
日期 03/06/2005
状态 Archive
Type 综合文章