We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16737

5.2i Timing - The Clock-to-Pad table does not display separate phased clocks for rising/falling clocks


General Description:

When I view the Setup/Hold tables in the Timing Report, different set and hold times are shown for rising and falling clocks. However, this is not true in the Clock-to-Pad table; only the worst-case values appear, which are related to the falling clock-to-out-path.


This problem is fixed in the latest 5.2i Service Pack, available at:

The first service pack containing the fix is 5.2i Service Pack 1.

AR# 16737
日期 01/18/2010
状态 Archive
Type 综合文章