UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16957

3.2 EDK OPB PCI Bridge - Simulation: "Fatal: (vsim-3420) Array lengths do not match"

描述

Keywords: EDK, OPB, PCI, fatal, array, lengths, match

Urgency: Standard

General Description:
When simulating the opb_pci module from the EDK the following error is reported:
"# ** Fatal: (vsim-3420) Array lengths do not match. Left is (223 downto
216). Right is (0 to 31).
# Time: 0 ns Iteration: 0 Instance: /system/mypci/opb_pci_0_i/cfg_inst"

解决方案

This problem is fixed in the latest 3.2 EDK Service Pack, available at:
http://support.xilinx.com/ise/embedded/edk.htm
The first service pack containing the fix is 3.2 EDK Service Pack 2.
AR# 16957
日期 04/28/2006
状态 Archive
Type 综合文章
的页面