We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17376

LogiCORE RapidIO - Logical Layer Design Guide lists "MGT_A" as 8 bits when it is 24 bits on the interface


General Description: 

The Design Guide for the RapidIO Logical Layer interface lists the width of port MGT_A (Management Register Address) input as 8 bits. On the actual interface, this port is 24 bits.


Only 8 bits are needed to address the configuration space in the Logical Layer. The remaining 16 bits can be tied to ground. The extra bits are there for potential future changes in the addressing. The documentation will be changed to reflect the actual port size.

AR# 17376
日期 05/15/2014
状态 Archive
Type 综合文章