We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17467

6.1i MAP Virtex-II - MAP DRC should not allow RAM (or SRL16E) to be packed in same slice with FDRE


Keywords: enable, conflict, FDRE

Urgency: Standard

General Description:
My design fails, and the source of the problem is an incorrect slice configuration where an SR input is configured to drive the WE of RAM and the Reset of the FDRE. This dual functionality is not actually supported in the hardware. MAP DRC should not allow this pack to occur. A similar conflict exists with SRL16Es.


This problem will be fixed in the 6.2i software release. In this release, MAP DRC will catch and prevent this pack from occurring.
AR# 17467
日期 03/02/2006
状态 Archive
Type 综合文章