We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17489

6.1i XPower - Entering VCC=0 V for CPLD designs generates invalid power data


General Description : 

When I enter 0 V for VCC in CPLD designs, this causes the Dynamic Current & Power, Battery Life under the Summary Tab, and all fields in the Current tab to indicate -1.#J.


Accurate power estimation is valid only when VCC is within the operating ranges allowed in the data sheet. 


The next release of XPower will prevent you from entering illegal voltage ranges.

AR# 17489
日期 05/15/2014
状态 Archive
Type 综合文章