UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17635

3.1 System Generator for DSP - Why does the black box show the wrong output type of "double" when it is specified in the "_congif.m" file?

描述

Key words: Black box, no input port, Output type, simulation

Urgency: Standard

Problem Description:
Why does the black box show the wrong output type of "double" when it is specified in the "_congif.m" file?

Example:

A black box added to a System Generator design shows the output type as "double" rather than UFix_30_0 (which is specified in the ".._config.m" file).

Even trying to use the convert blocks fails.

In the end, the "double" data type causes an error (i.e., "--- Width of Input Type is insufficient for specified bit-slice range") because it is driving a slice block that is expecting fixed point data types.

解决方案

This is identified as a bug to be fixed in SysGen v6.1.

Such a problem usually stems from not having input ports (other than CLK and CE) in the black box. The work-around is to add an input port to the black box (i.e., a RESET port). This allows SysGen to correctly analyze the black box.
AR# 17635
日期 06/24/2004
状态 Archive
Type 综合文章
的页面