UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17720

14.x Timing, IBIS, Speed File - How can I use IBIS simulations to generate more accurate clock-to-out times?

描述

I want to perform IBIS simulations to generate more accurate I/O clock-to-out numbers.

How can I do this, and what is the flow?

解决方案

To use IBIS simulation models to determine a more accurate prediction of the propagation delay on your design and board, see the section on IBIS simulation in the appropriate Data Book for your device.
AR# 17720
日期 12/15/2012
状态 Active
Type 综合文章
Tools
  • ISE - 10.1
  • ISE Design Suite - 11.1
  • ISE Design Suite - 11.2
  • More
  • ISE Design Suite - 11.3
  • ISE Design Suite - 11.4
  • ISE Design Suite - 11.5
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 13.1
  • ISE Design Suite - 13.2
  • ISE Design Suite - 13.3
  • ISE Design Suite - 12.3
  • ISE Design Suite - 12.4
  • ISE Design Suite - 13
  • ISE Design Suite - 13.4
  • ISE Design Suite - 14.1
  • Less
的页面