UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17822

5.2i ISE - "View VHDL Instantiation Template" and "Create Schematic Symbol" create incorrect result if using exponents in the declaration

描述

Keywords: XST, VHDL, instantiation, template, schematic, symbol, exponent, declaration

Urgency: Standard

General Description: "View VHDL Instantiation Template" and "Create Schematic Symbol" create incorrect result if using exponents in the declaration.
Example:
Line in declaration of component: "my_sig : in std_logic_vector(((2**3) -1) downto 0);"
Line in port map of created template: "my_sig: IN std_logic_vector(66 downto 0);"

解决方案

The result is not correct. Please modify the template with the correct value, in the example above:
"my-sig : IN std_logic_vector(((2**3) -1) downto 0);"

This problem has been corrected in the ISE 6.1i software release.
AR# 17822
日期 02/07/2006
状态 Archive
Type 综合文章
的页面