UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17872

6.1i Timing - wrong values used to compute a max delay for a buffer seg.

描述

General Description:

During the computation of the delays for a buffer segment, before adding them to the compiled delays for the feedback loop, we are using the min values while calculating the max delay : "v4twiz.c file"

Port::INT32 segmin = min_compdly + min_conndly;

* Port::INT32 segmax = min_compdly + min_conndly;

解决方案

This is suppose to be fixed in Gs2

AR# 17872
日期 01/18/2010
状态 Archive
Type 综合文章
的页面