We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17903

ModelSim (SE/PE) - Verilog Swift ModelSim: "System task or function '$lm_model' is not defined"


When simulating my design containing Swift models in Verilog, the following message occurs:

"System task or function '$lm_model' is not defined"


This message occurs because the veriuser variable needs to be set in the "modelsim.ini" file. To fix this issue, uncomment out the veriuser variable in the "model.ini" file and set it to the following:

veriuser = $MODEL_TECH/libswiftpli.dll

For more details on setting up Swift models, see (Xilinx Answer 14019).
AR# 17903
日期 01/16/2012
状态 Archive
Type 综合文章