We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17958

6.1i ISE - The "Generate Expected Simulation Results" process does not bring up a new HDL Bencher waveform


Keywords: test bench, testbench, simulation, bencher, results

Urgency: Standard

General Description:
After opening or creating a test bench waveform ("tbw") file, I select the "Generate Expected Simulation Results" process in Project Navigator. The Project Navigator console (transcript) window indicates that the Generate Expected Simulation Results process has been launched and shows the simulator batch process commands being run. Finally, the console indicates, "Done: completed successfully."

However, the HDL Bencher waveform with the expected simulation results never opens.


The new waveform window is not able to open because an open waveform already exists. To view the expected simulation results, first close the stimulus test bench waveform, then run the Generate Expected Simulation Results process.

This problem has been fixed in the latest 6.1i Service Pack, available at:
The first service pack containing the fix is 6.1i Service Pack 1.
AR# 17958
日期 02/07/2006
状态 Archive
Type 综合文章