UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18047

EDK - The PLB to OPB bridge simulation fails when the C_CLK_ASYNC parameter is set to "0"

描述

Keywords: EDK, Processor IP, PLB2OPB, Bridge, Simulation, Failure

Urgency: Standard

General Description:
PLB to OPB Bridge
A simulation failure occurs during a read operation when C_CLK_ASYNC is set to 0.

解决方案

This parameter is supposed to be set to 1 and not be user modifiable. It will be removed in a future software release.
AR# 18047
日期 04/25/2007
状态 Archive
Type 综合文章
的页面