UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18258

6.1i Constraints Editor - Port names for module port timing are corrupted

描述

General Description:

When I create constraints for my port signals, incorrect names are used in the UCF.

解决方案

This problem has been fixed in the latest 6.1i Service Pack, available at:

http://support.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is 6.1i Service Pack 2.

AR# 18258
日期 01/18/2010
状态 Archive
Type 综合文章
的页面