We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18323

6.1 EDK, XPS - "ERROR File not found: ....hdl\system_bb_comps.v" occurs when I export to Project Navigator in Verilog


Keywords: error, file, not, found, HDL, system_bb_comps.v, export, XPS, EDK

Urgency: Standard

General Description:
When I try to export a project to Project Navigator with the Verilog language selected, XPS reports the following error:

"Exporting to ProjNav...
pjcli -v -f npl_cmdfile
Compiling source file "...Project Folder...\hdl\system.v"
[VERBOSE ] Added source: ...Project Folder...\hdl\system.v
[VERBOSE ] Processing command AddSource(...Project Folder...\hdl\system_bb_comps.v)
[ERROR ] File not found: ...Project Folder...\hdl\system_bb_comps.v
make: *** [exporttopn] Error 4

The file "system_bb_comps.v" is not created in the HDL folder of the project.

This problem affects all Verilog users who run EDK 6.1 and attempt to export to Project Navigator.


Beginning in EDK 6.1, PlatGen no longer generates the "system_bb_comps.v" file. This file is now included in the "system.v" file itself, but the "Export To ProjNav" engine still tries to add this file and hence fails.

This problem is fixed in the latest 6.1 EDK Service Pack, available at:
The first service pack containing the fix is EDK 6.1 Service Pack 2.

You can also work around the problem by creating a dummy file named "system_bb_comps.v" in the "...Project Folder.../hdl" directory.
AR# 18323
日期 03/07/2006
状态 Archive
Type 综合文章