We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18387

7.1i XST - "ERROR:HDLCompilers:200 - <file>.v line xx Target of defparam 'A.B' does not exist"


Keywords: Verilog, compiling, compilation

Urgency: Standard

General Description:
When compiling a Verilog design in XST, I receive the following error:

"ERROR:HDLCompilers:200 - <file>.v line xx Target of defparam 'A.B' does not exist"


Parameter overrides can be used with instantiations to override a parameter value assigned in the submodule instantiated. This can be done using the # sign:

lower #(8) u1 (.i(data), .o(value));

or the defparam statement:

lower u1 (.i(data), .o(value));
defparam u1.myparam = 8;

If the second method is used and the parameter value does not exist in the lower level, the error listed above will occur. This is most commonly seen with instantiations of RAM or LUT components from the Xilinx library, but can easily exist with user-defined submodules as well.

To avoid the problem, ensure that the submodule has the parameter declared.
AR# 18387
日期 01/07/2009
状态 Archive
Type 综合文章