We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18392

12.1 Timing Analysis - Clock Paths covered by OFFSET constraint are appearing in the unconstrained path report


My design is completely constrained. I have OFFSET constraints on all my input and output registers, but paths are still appearing in the unconstrained path report. The paths that appear are my clock paths from the clock pad to the input and output registers. As the OFFSET constraint uses the Data Path and Clock Path to calculate its value, I am assuming the clock path is constrained by this constraint.


OFFSET constraints (OFFSET/IN and OFFSET/OUT) cover only data paths. These constraints do use the Clock Path to calculate the OFFSET values, but do not actually constrain them. You can constrain these paths with a FROM:TO constraint, but it should not be necessary (especially for clocks on Global Routing).

In case the design requires to have the Clock path constrained, please find below an example to remove the Clock path from the Unconstrained path analysis section.

INST "abc_inst" TPTHRU = abc_grp;

// where abc_inst is the instance name of a MMCM/PLL/DCM/BUFR/BUFIO ...

TIMESPEC ts_ignore_clock = FROM PADS THRU "abc_grp" TIG;

AR# 18392
日期 05/12/2012
状态 Active
Type 已知问题
  • ISE - 10.1
  • ISE Design Suite - 11.1
  • ISE Design Suite - 11.2
  • More
  • ISE Design Suite - 11.3
  • ISE Design Suite - 11.4
  • ISE Design Suite - 11.5
  • ISE Design Suite - 12.1
  • ISE - 8.1i
  • ISE - 8.1i sp1
  • ISE - 8.1i sp2
  • ISE - 8.1i sp3
  • ISE - 8.2i
  • ISE - 8.2i sp1
  • ISE - 8.2i sp2
  • ISE - 8.2i sp3
  • ISE - 9.1i
  • ISE - 9.1i sp1
  • ISE - 9.1i sp2
  • ISE - 9.1i sp3
  • ISE - 9.2i
  • ISE - 9.2i sp1
  • ISE - 9.2i sp2
  • ISE - 9.2i sp3
  • ISE - 9.2i sp4
  • ISE - Legacy
  • Less