UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18654

6.1i EDK, EDK_PlatGen - Maximum break points results in "ERROR:Xst:787 - Index value <16> is not in Range of array <which_pc>"

描述

Keywords: XPS, breakpoints, XMD, MB, MicroBlaze

Urgency: Standard

General Description:
When utilizing the maximum number of hardware break points and watch points for MicroBlaze, the following error is reported during PlatGen:

"ERROR:Xst:787 -
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v2_00_a/hdl/vhdl/debug.vhd line 941: Index value <16> is not in Range of array <which_pc>.
ERROR:MDT - HDL synthesis failed!
ERROR:MDT - platgen failed with errors!
make: *** [implementation/system.ngc] Error 2"

The following parameters are set in the MHS file:
C_NUMBER_OF_PC_BRK 8
C_NUMBER_OF_RD_ADDR_BRK 4
C_NUMBER_OF_WR_ADDR_BRK 4

These values are all valid. Why is this happening? How can I fix this?

解决方案

This problem is fixed in the latest 6.2 EDK Service Pack, available at:
http://www.xilinx.com/ise/embedded/edk.htm.
The first service pack containing the fix is EDK 6.2 Service Pack 2.

AR# 18654
日期 03/07/2006
状态 Archive
Type 综合文章
的页面