We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18677

6.1i SP3 Speed Files/Timing - New Virtex-II Pro speed files, 1.85 for 6.1i SP3 only


Keywords: speeds, file, rocket, mgt, hold, setup, violation, error

Urgency: Standard

General Description:
Where are the new speed files and what has changed in the files?


The changes are as follows:

Source Synchronous and System Synchronous Hold Times are Smaller

This change reduces the setup/hold window and allows support for higher-speed designs. The Tiopid parameter has been increased for certain device/speed grade combinations to better match measurement results from characterization. This parameter might affect setup and hold values for designs that use the delay line in the IOB.

Rocket I/O TXDATA Setup and Hold Times

This change fixes a bug introduced in 6.1isp3 in which the TXDATA setup and hold requirements were reversed, resulting in the reporting of non-existent hold violations in some designs.

You can download the speed files from the following location and extract them into the directory pointed to by the XILINX environment variable:

The first version of the software containing these fixes is ISE 6.2i.

AR# 18677
日期 03/27/2007
状态 Archive
Type 综合文章