We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18756

6.2 EDK - In the IP Peripheral Wizard, an incorrect bus is connected


Keywords: EDK, 6.1, Peripheral, Wizard, bus, naming, connect

Urgency: Standard

General Description:
When I run the Peripheral Wizard according to the example below, the PCIslave_DBus is connected to M_DBus instead of Sl_DBus. Nothing is connected to Sl_DBus. (This is the case in the available MPD file.)

While I could correct this quite easily with a text editor, this error causes "multiple drivers on a net" errors in XST, and it is difficult to track down the problem in the automatically generated MPD file.

Excerpt from the MPD file:

PORT PciSlave_DBus = M_DBus, DIR = O, VEC = [0:31], BUS = MSOPB

and also

PORT PCI_DBus = M_DBus, DIR = O, VEC = [0:31], BUS = MSOPB

The first line should read:
PORT PciSlave_DBus = Sl_DBus, DIR = O, VEC = [0:31], BUS = MSOPB


This problem is fixed in the latest 6.2 EDK Service Pack, available at:
The first service pack containing the fix is EDK 6.2 Service Pack 1.
AR# 18756
日期 04/09/2007
状态 Archive
Type 综合文章