UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
General Description:
When the Aurora v2 Core is generated without the NFC and UFC checked, problems occur during synthesis due to incomplete port mapping. The signal UFC_MESSAGE and INVALIDATE are still in the entity of TX_LL_DATAPATH.vhdl.
XST:
When XST is used as the synthesis tool, warnings are issued but synthesis is completed.
"WARNING:Xst:752 - h:/aurora_standalone/tx_ii/tx_ll.vhd line 199: Unconnected input port 'UFC_MESSAGE' of component 'TX_LL_DATAPATH' is tied to default value."
"WARNING:Xst:752 - h:/aurora_standalone/tx_ii/tx_ll.vhd line 199: Unconnected input port 'INVALIDATE' of component 'TX_LL_DATAPATH' is tied to default value."
Leonardo Spectrum:
Issues errors and synthesis fails.
"Error, UFC_MESSAGE does not have an actual or default value."
"Error, INVALIDATE does not have an actual or default value."
Synplify:
Issues errors and synthesis fails.
You can work around this problem by generating the module with NFC and UFC included. This will increase the size of the core, but it will remove the errors/warnings.
This issue has been fixed in v2.1
AR# 19121 | |
---|---|
日期 | 12/15/2012 |
状态 | Archive |
Type | 综合文章 |