We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19361

Virtex-II Pro X RocketIO - Packet data is corrupted during clock correction when using ES silicon


General Description:  

Per the ES errata, packet data is corrupted when the idle data received between packets contains more than one idle symbol.


The Clock Correction symbols must be separated by at least 12 bytes. To ensure this, a special clock correction symbol can be used within the normal idle pattern to avoid the issue. This is possible if a proprietary protocol is being used, or if you have the capability to insert non-idle characters in the data. 


Further, if Clock Correction is used in conjunction with Channel Bonding, the Clock Correction character must be separated from the channel bonding sequence by at least 32 bytes. 


Normal Packet Operation: 




packet--CC symbol--idle--packet  


The Clock Correction symbol can occur anywhere within the idle sequence, including adjacent to the start or end of the packet.


Turn off Virtex-II Pro X Clock Correction and implement the function in the fabric using a Xilinx-supplied module (TBD).

AR# 19361
日期 05/16/2014
状态 Archive
Type 综合文章