We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19494

6.2 System Generator for DSP - Is a global clear pin available for a complete design?


In System Generator v3.1.1 and earlier, my generated design had a global clear pin for all blocks, even though it did not have a specific reset pin. In System Generator v6.1, this global clear pin is not available. Is there a way to generate a global clear pin for all blocks ?


Currently, there is no global clear pin available for all blocks in a design. High fanout resets often restrict overall performance of a design, especially large designs.  




If you need a Global Reset, you can work around this issue by using the Global Set Reset of the device you are targeting. For more information on GSR, see the "Using Dedicated Global Set/Reset Resource" section of the Synthesis and Verification Design Guide at: 


AR# 19494
日期 05/16/2014
状态 Archive
Type 综合文章