UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19569

6.2is2 ISE - Using the Verilog Language Template Code for IO buffer instantiation gives: "ERROR:HDL Compiler: 200"

描述

Keywords: IBUF, OBUF, HDL, compiler, buffer, driver, defparam, IOstandard, Project Navigator

Urgency: Standard

General Description:
A Verilog design contains instantiation code from the Language Templates -> Verilog -> I/O Buffers and Weak Drivers ->Input or Output.

Synthesis gives the following error:
"ERROR
ERROR:HDLCompilers:200 - test.v line 25 Target of defparam '<pad_name>.IOSTANDARD' does not exist."

解决方案

The code in the Language template includes a defparam statement for IOSTANDARD.

Example:
defparam pad_mmc.IOSTANDARD = "LVTTL";

This defparam construct is not yet supported by XST synthesis. The defparam line should be removed or commented out.

To add an IO standard, use a UCF file or use a synthesis attribute as in the example below.

//synthesis attribute IOSTANDARD of U1 is "LVDS_25"
AR# 19569
日期 03/20/2006
状态 Archive
Type 综合文章
的页面