UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19603

6.2.3 Constraints Editor - Nets appear in clock list that are not clocks

描述

Urgency : Standard

Description :

In the 6.2.3 Constraints Editor, there are signals incorrectly listed in the clock list. When is this going to be fixed?

解决方案

To work around this issue, do not assign period constraints to these signals that should not be in the clock list.

This problem has been fixed in the latest 6.3i Service Pack available at:

http://support.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is 6.3i Service Pack 2.

AR# 19603
日期 01/18/2010
状态 Archive
Type 综合文章
的页面