We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19692

6.2 System Generator for DSP SimGenerator - "Failure of Sim to implement customization parameters core fast_fourier_transform_virtex2_2_0_204439682f1f731c"


General Description: 

When my system contains the FFTx block and the target device is Virtex-II, Virtex-II Pro, or Spartan-3, the following error message occurs on generation of the HDL code: 


""Synthesis Exception" The CORE Generator cannot generate the Fast Fourier Transform core, fast_fourier_transform_virtex2p_2_0_ed1e2e95c6abb2ad, as an error occurred during synthesis. ERROR: SimGenerator: Failure of Sim to implement customization parameters core fast_fourier_transform_virtex2p_2_0_ed1e2e95c6abb2ad." 


In the coregen.log file the following error occurs: 


"Synthesis failed. 

ERROR: SimGenerator: Failure of Sim to implement customization parameters core fast_fourier_transform_virtex2_2_0_204439682f1f731c 

ERROR: Did not generate EDIF implementation netlist (.EDN) file for core <fast_fourier_transform_virtex2_2_0_204439682f1f731c>. 

ERROR: Errors encountered while generating fast_fourier_transform_virtex2_2_0_204439682f1f731c (Fast Fourier Transform 2.0). No output files have been generated. 


ERROR: Errors occurred at line 22. GENERATE 

ERROR: Errors found during execution of command file coregen.cgxco"


This CORE Generator error occurs usually when the device files for the target device were not installed during the ISE installation. 


To solve this issue, reinstall ISE with the appropriate device installation files.

AR# 19692
日期 05/16/2014
状态 Archive
Type 综合文章